

POWERING THE NEW ENGINEER TO TRANSFORM THE FUTURE

Department of Electrical & Computer Engineering

## Gator Reconfigurable Cloud Computing

Hardware Virtualization Challenges

Smart System Lab

Christophe Bobda

FCCM Workshop 2020



#### Agenda


- GatorReCC Introduction
- Resource Provisioning
- GatorReCC Architecture
- Design Flow
- Experimental Results
- Challenges
- Future Work

POWERING THE NEW ENGINEER TO TRANSFORM THE FUTURE

Herbert Wertheim College of Engineering DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

UF

**FPGA-Accelerated Cloud** 










Herbert Wertheim College of Engineering DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

## **Gator Reconfigurable Cloud**









#### ONRCCN 0402-17643-21-0000




## Goals

Provide the capability to researchers to investigate.


- Infrastructure
- Middleware
- Security
- Applications
- Provide communities and academia the means to install and run their own cloud.
- Service Level
  - Infrastructure (laaS)
  - Platform (PaaS)
  - Application (SaaS, HaaS, ACCaaSS, ...)

## **Resource Provisioning**



## Architecture

UF





#### GatorReCC

The Gator Reconfigurable Cloud Computing infrastructure provides an adaptable cloud architecture for performance and security threat exploration. It essentially features:

An **OpenStack** Management stack.

FPGAs deployed across multiple FPGA nodes.

Herbert Wertheim College of Engineering DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

#### Architecture

We aim to explore performance that can be achieved in multi-tenant FPGA deployments in the cloud.



# Single-tenant FPGAs

VMM

FPGA


Each FPGA is entirely allocated to a VM over time.

#### Problem

FPGAn

Resource waste and low FPGA utilization as user designs do not always use 100% of the FPGA.

#### **Multi-tenant FPGAs**




FPGA resources are time and space-shared between user workloads.

#### Advantage

Improved utilization of FPGA resources across cloud workloads.

UF

## Virtualization Techniques



Emulation: No modification of guest OS, but high overhead penalty.

**Paravirtualization:** drivers in the guest connect to backend drivers in the VMM.


**DirectIO:** native IO performance, but no sharing. **SRIOV/MRIOV:** hardware sharing enabled but no run-time remapping support

Herbert Wertheim College of Engineering DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

#### Architecture


The **GatorReCC** infrastructure cloud infrastructure leverages **VirtIO** to intercept hardware calls and efficiently access FPGA accelerators.





Herbert Wertheim College of Engineering DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

## Architecture





#### GatorReCC


The current deployment includes a single FPGA node provisioning a Xilinx Kintex7 FPGA and an Intel Stratix V device.

Users are responsible from implementation hardware accelerators.

Users also provides software applications that write and read data to their accelerators.

UF

#### Architecture - Dashboard




**POWERING THE NEW ENGINEER TO TRANSFORM THE FUTURE** 

UF Herb

Herbert Wertheim College of Engineering DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING


#### **Design Flow**





## **Virtualization Challenges**


□ How to achieve bare-metal-level performance with virtualization ?





#### **FPGA VIRTUALIZATION IN THE CLOUD**

#### Spatio-Temporal Computing Fixed/Dynamic




The FPGA is divided into an accelerator pool (A, B, C, and D in Fig1). Each accelerator slot can be programmed using partial reconfiguration.

The cloud provider then pre-builds a set of accelerators or compile user designs and make them available to cloud users.

FPGA Shell and Accelerator Slots [1]

## FPGA VIRTUALIZATION IN THE CLOUD

#### Spatio-Temporal Computing Fixed/Dynamic



System Level FPGA Diagram [2]

Proposes Virtualized FPGA Resources (VFR) surrounded by static logic (see Fig2).

The input Arbiter directs inputs to the right VFR based on MAC addresses stored in the data packet. Each VFR can then be assigned to a single VM.

The soft processor allows setting configuration values such as the MAC address of new VFRs, and freezing interfaces of VFR before it gets a new bitfile through partial reconfiguration.



## FPGA VIRTUALIZATION IN THE CLOUD

Existing approaches divide the FPGA into regions that are provisioned to virtual instances

#### Drawbacks

- i. No communication enabled between virtual FPGA Regions
- ii. No possibility to dynamically allocate additional FPGA resources
- iii. Lack of security mechanism enforcing isolation between hardware tasks


#### **FPGA OVERLAYS**

UF

#### Some Overlays Facilitate FPGA Adoption in Software Stacks

[7] presents an architecture for accelerating the execution of data flow graphs. Each cell of the overlay contains a functional unit (FU) implementing an operation from a node of the DFG.

Processing take place in FUs embedded within cells.




UF Herbert Wertheim College of Engineering

#### **FPGA OVERLAYS**

Goal: Facilitate FPGA integration in Software Stacks

The FLexiTASK architecture [3] features a flexible network-on-chip architecture facilitating multi-threading and communication between tasks.

Processing Element are immersed in a Torus interconnect allowing flexible and efficient communication between close and distant cores.



**Router Architecture** 

Herbert Wertheim College of Engineering DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

#### FPGA OVERLAYS

#### Goal: Facilitate FPGA integration in Software Stacks

The FLexiTASK architecture [3] features a flexible network-on-chip architecture facilitating multi-threading and communication between tasks.


**Robert Cross Filter** 


**Intensity pixel(x,y)** = max{ |M+ \* pixel(x,y)|, |M- \* pixel(x,y)|}

With M+= $\binom{0 + 1}{-1 0}$  and M-= $\binom{+1 0}{0 - 1}$ 

The initial image is divided into 3 portions fed in parallel into 3 independent tasks (Task1, Task2, Task3). The last task (Task4) computes maximums to decide if a pixel is an edge or not.








Example of use FLexiTASK for edge detection with the Robert Cross Filter

UF

### FPGA OVERLAY AUTOMATIC GENERATION

An automatic flow for application-specific FPGA accelerator generation




**Application-Specific FPGA Overlay Flow** 

Applications are automatically parsed to extract compute intensive regions using an LLVM Transform Pass. Kernel Identified are transformed into a netlist with RapidWright, and dedicated accelerators are then generated.

User can just use a custom library providing I/O access to accelerators to leverage FPGA Acceleration




## Code Migration – Online/Offline



Herbert Wertheim College of Engineering DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

### Application-Specific FPGA OVERLAY

An automatic flow for application-specific FPGA accelerator generation




The approach pre-synthesizes some functions and create a domain-specific language (DSL). Each time a function from the DSL is used, it is replaced by a hardware call to the FPGA.

Application-Specific FPGA Overlay Flow



### Code Migration – Online/Offline







#### **UF** Herbert Wertheim College of Engineering UNIVERSITY of FLORIDA

## FPGA VIRTUALIZATION IN THE CLOUD

The FPGAVirt Framework [4] implements an FPGA management service that assign a unique context ID (CID) to VMs for keeping track of VF to VM binding
For high bandwidth, Virtio is used





For high bandwidth, Virtio is used to open communication channel between VMs and their FPGA regions



UF

#### **Experimental Results**





**VM-Accelerators IO Roundtrip Costs**